Short Channel 2D FET with Sloped Architecture.

Authors

Junsung Byeon, Jinhyeok Pyo, Jungmoon Lim, Jaesik Eom, Byeongchan Kim, Min Jung, Hyungchang Jeong, Kyung-Ho Park, Sangyeon Pak, SeungNam Cha

Published in

ACS applied materials & interfaces. Oct 17, 2025. Epub Oct 17, 2025.

Abstract

The miniaturization of electronic devices remains a primary focus in the semiconductor industry as it directly impacts both performance enhancement and cost reduction. However, achieving extreme scaling down often relies on high-resolution lithography techniques, which are limited by complexity and an intensive processing time. Two-dimensional transition metal dichalcogenides (2D TMDCs) have great potential for developing short-channel field effect transistors (FETs) due to their atomically thin nature and high Young's modulus. Here, the nanometer-scale channel length in a 2D TMDC-based FET is realized by constructing the sloped architecture without lithography techniques. Utilizing h-BN tunneling layers ensures the mitigated short channel effect (SCE), resulting in a high on-off ratio and low subthreshold swing (SS). This sloped architecture short channel FET (SSFET) exhibits an on-off ratio over 10⁵ with an SS of 160 mV/dec and an on-current level of 3.70 μA. This new approach can provide an innovative pathway to realize the nanometer-scale FET without complicating fabrication processes.

PMID:
41105875
Bibliographic data and abstract were imported from PubMed on 18 Oct 2025.

Read full publication at:
Please sign in to see all details.

Stats

1-terrible, 9-excellent. How would you rate this publication? Sign in in to submit your rating.

Post a comment

You need to be signed in to post comments. You can sign in here.

Comments

There are no comments yet.